Close ×
Home
Quickstart Guide
Introduction
RIO
Academic RIO
Application examples
Your first RT app
Your first FPGA app
Real-Time
Basic procedures
System admin
File system
I/O monitor
System controller architecture
Timed loops
Inter-process communication
RT/Host communication
RT/FPGA communication
FPGA personalities
Interrupts
Datalogger (file I/O)
FPGA
Design flow
Simulation
Inter-process communication
RT/host communication
Derived clock domain
IP blocks
FPGA personality
Networking
Get connected
Email
Web services
UDP
TCP
IP addresses
Site Map
Guides
Code examples
Procedures
Tags
LabVIEW block diagram elements
Targets
Communications
All pages
Glossary
How to use
About
☰
RIO Developer Essentials Guide for Academia
FPGA procedure
Create a new FPGA project
Set up a LabVIEW project for a fully custom FPGA VI.
https://youtu.be/6fa18I03pxs
(2:48)
Procedure
Create a folder to contain all of the files associated with this LabVIEW project
Connect the Academic RIO Device by its USB cable to establish the “USBLAN” network
Start LabVIEW
Select “File | New…”
Select “Empty Project”
Save the LabVIEW Project File (.lvproj) to the folder you created earlier
Right-click the project icon at the top of the window and select “New | Targets and Devices”
Keep the default selection of “Discover an existing target”, select your Academic RIO Device category, and then select your particular Device
OPTIONAL: Rename the Device, if you prefer
Collapse each group of FPGA I/O elements
Right-click on the “FPGA Target” and select “New | VI”
Save the VI as “FPGA Main.vi”
Edit the icon name to read “FPGA Main”
Tips
After you create the FPGA VI, right-click in the block diagram to observe the FPGA-specific palettes
Related pages
Create a new RT project
Related content
Tags:
create project
LabVIEW project
.lvproj
Targets:
FPGA